Reese, Robert B.
Overview
Works: | 1 works in 0 publications in 0 languages |
---|
Titles
Introduction to Logic Synthesis using Verilog HDL
by:
Reese, Robert B.; Thornton, Mitchell A.; SpringerLink (Online service)
(Electronic resources)
, [http://id.loc.gov/vocabulary/relators/aut]